yosys

It is a framework for Verilog RTL synthesis. This tool is utilized for logic synthesis, elaboration, and conversion of a subset of the Verilog Hardware Description Language (HDL) into a BLIF netlist. It supports Verilog-2005 extensively and offers a basic set of synthesis algorithms for diverse applications.